Main Article Content
Abstract
In marketable field-programmable gate arrays (FPGAs) hardened adder and carry logic is extensively used to ameliorate the effectiveness of computation functions. There are numerous design choices similar as circuit design, FPGA architectural choices, and the computer aided design (CAD) flow and complications are associated with similar hardening. Nevertheless these choices have not been studied important and accordingly we explore a number of prospects to prevent flaws introduced when converting some decimal fractions to double, these data are processed with decimal arithmetic. Utmost processors only have hardwired binary computation units. So, decimal operations are executed with slow software-grounded decimal computation functions. For the fast prosecution of decimal operations, devoted hardware units have been proposed and designed in FPGA. Compared to former architectures, perpetration results show that the proposed adder achieve 15% better area and 12% better performance.