Main Article Content


MAC(Multiply Accumulate Unit) computation plays a important role in (DSP) Digital Signal Processing.  The MAC is common step that computes the product of two numbers and add that product to an accumulator.  Generally, the Pipelined architecture is used to improve the performance by reducing the length of the critical path.  But, more number of flip flops are used when using the pipeline architecture that reduces the efficiency of MAC and increases the power consumption.  On the basis of machine learning algorithm, this paper proposes a feed forward-cutset-free (FCF) pipelined MAC architecture that is specialized for a high-performance machine learning accelerator, and also proposes the new design concept of MFCF_PA using the concept of column addition stage with the 4:2 compressor. Therefore, the proposed design method reduces the area and the power consumption by decreasing the number of inserted flip-flops for the pipelining when compared to the existing pipelined architecture for MAC computation.  Finally, the proposed feed forward cutset free pipelined architecture for MAC is implemented in the VHDL and synthesized in XILINX and compared in terms of area, power and delay reports.

Article Details

How to Cite
S.Purushothaman, V.MohanaPriya, S.Tamilarasi, & S.Vanitha. (2021). Optimization of area and power in feed forward cut set free mac unit using ripple carry adder and EXOR full adder. International Journal of Intellectual Advancements and Research in Engineering Computations, 7(4), 3228–3240. Retrieved from