Adlenepriyatharisini J, Kavitha.S. Enhancing the Logic Block Architectures of FPGA for Better Computation. IJIAREC [Internet]. 2022Feb.9 [cited 2024May7];10(1):19-25. Available from: https://ijiarec.com/ijiarec/article/view/406