V. Saravanan, R.Susmitha. Optimizing the convolution operation to accelerate deep neural networks on FPGA . IJIAREC [Internet]. 2019Jun.30 [cited 2024May5];7(2):2985-94. Available from: https://ijiarec.com/ijiarec/article/view/1211