P.Geethamani, G.Preethi, D.Lavanya, V.Sreesureya. Implementation of memory based multipliers for LUT optimization . IJIAREC [Internet]. 2019Jun.29 [cited 2024May5];7(2):2019-24. Available from: https://ijiarec.com/ijiarec/article/view/1065