K. Raguvaran., M.E, Mohamed Marzook S, Priyadharsini M, Ranjith P, and Shapna P. “Design and Analysis of Area Efficient, High Speed PLL Using 90nm CMOS Technology”. International journal of intellectual advancements and research in engineering computations 9, no. 2 (April 22, 2021): 18–24. Accessed May 9, 2021. https://ijiarec.com/ijiarec/article/view/20.