Adlenepriyatharisini J and Kavitha.S, “Enhancing the Logic Block Architectures of FPGA for Better Computation”, IJIAREC, vol. 10, no. 1, pp. 19–25, Feb. 2022.