K. Raguvaran., M.E, Mohamed Marzook S, Priyadharsini M, Ranjith P, and Shapna P, “Design and analysis of area efficient, high speed PLL using 90nm CMOS technology”, IJIAREC, vol. 9, no. 2, pp. 18–24, Apr. 2021.