V. Saravanan and R.Susmitha, “Optimizing the convolution operation to accelerate deep neural networks on FPGA ”, IJIAREC, vol. 7, no. 2, pp. 2985–2994, Jun. 2019.