P.Geethamani, G.Preethi, D.Lavanya, & V.Sreesureya. (2019). Implementation of memory based multipliers for LUT optimization . International Journal of Intellectual Advancements and Research in Engineering Computations, 7(2), 2019–2024. Retrieved from https://ijiarec.com/ijiarec/article/view/1065