(1)
K. Raguvaran., M.E; Mohamed Marzook S; Priyadharsini M; Ranjith P; Shapna P. Design and Analysis of Area Efficient, High Speed PLL Using 90nm CMOS Technology. IJIAREC 2021, 9, 18-24.