(1)
V. Saravanan; R.Susmitha. Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA. IJIAREC 2019, 7, 2985-2994.