



---

## International Journal of Intellectual Advancements and Research in Engineering Computations

---

### Voltage Comparison Based High Speed and Low Power Domino Circuit for Wide Fan-In Gates

Sowmiya J, Subhananthi C, Anitha R

Department of Electronics and Communication Engineering,  
Nandha Engineering College, Erode

---

#### ABSTRACT

This paper presents plan of wide fan-in door for low power and rapid tasks with decreased transistor check. In this work some circuital adjustments are done to diminish the quantity of stacked transistor among information and yield henceforth diminishing the deferral of the structured wide fan-in Or on the other hand, entryway. Additionally the normal power dispersal of the circuit is diminished as it has less number of exchanging hubs. The thought utilized in this system is the utilization of essential sense speaker for contrasting voltage created at the two terminals of the rationale square of structured circuit. This rationale square speaks to 8, 16, 32 furthermore, 64-information OR-door. The reenactments are accomplished for wide fan-in Or then again, entryways utilizing 90nm CMOS innovation display with supply voltage of 1V at 110 C of temperature at clock recurrence of 1GHz. The reenactment results got is thought about for 32-input or then again, door with standard voltage correlation based domino circuit for deferral, normal power and PDP which gives 2.5%, 6% and 9% enhancements over it separately.

**Index Terms:** Domino Rationale, Rapid, Normal Power Dissemination, Voltage Examination.

---

#### INTRODUCTION

Dynamic circuits are the circuits whose yield is chosen by charging and releasing of capacitor at the yield. It incorporates a precharge circuit and an attendant circuit for precharging dynamic hub and keeping dynamic hub at its current voltage level. It can likewise incorporate a disengagement transistor coupled between the dynamic hub and the yield hub [1]. The extensive fan-in domino circuits have wide applications in advanced flag preparing and basic units of chip where speed and power dispersal is the principle concern [2]. Domino rationales are generally utilized in numerous applications because of their leverage over static rationales, particularly for the rapid information activities. The potential preferred standpoint of the domino rationale incorporates rapid and diminished chip region. Alongside these

advantages the dynamic rationale circuits experiences low clamor edge and high power dissemination in correlation with the static rationale. Supply voltage is downsized as innovation scales, coming about speed misfortune. To alleviate this speed misfortune the edge voltage (VTH) of the MOS gadgets ought to likewise be diminished, which causes exponential increment in spillage current coming about higher static power dissemination [3]. This is finished by utilizing a footer transistor that gives higher edge voltage to the PDN (pull down arrange) in assessment stage [5].

---

**Author for correspondence:**

Department of Electronics and Communication Engineering, Nandha Engineering College, Erode

### VOLTAGE COMPARISON BASED HIGH SPEED

The main consideration of the spillage control utilization is caused by subthreshold current [4] which is given.

$$I_{sub\ th} = I_o (1 - e^{-VDS/Vt}) (e^{-VGS-VTH-\eta VDS/Vt}) \quad (1)$$

where VGS is the door to source voltage, Io is the invert immersion current, VDS is the channel to source voltage, Vt is the warm voltage, VTH is the edge voltage and is the DIBL coefficient. To diminish spillage control the assessment arrange is planned utilizing NMOS transistors with generally high edge voltage. The domino circuit has a guardian transistor to improve the commotion edge of dynamic hub. The connection between manager transistor and assessment

$$K = (\mu_p(W/L)_{keeper-transistor}) / (\mu_n(W/L)_{evaluation-network}) \quad (2)$$

where  $\mu_n$  and  $\mu_p$  indicates electron and gap portability and W and L means the transistor width and length separately. Expanding manager proportion builds the clamor insusceptibility yet decreases the speed and power execution. In the proposed circuit, the manager proportion is kept as low as conceivable to have a superior speed and power execution.

The power utilization in a rationale door [7] is given by

$$P_{avg/gate} = P_{switching} + P_{short-circuit} + P_{leakage} \quad (3)$$

where Pswitching is the power utilization by charging and releasing of the capacitances offered by circuit transistors, Pshort-circuit is the power utilization caused because of direct association of VDD to the ground while yield exchanging and the Pleakage is the power utilization because of various spillage flows in the MOS gadgets. The term Pswitching clarified above is given by [4] as

$$P_{switching} = \alpha 0 \rightarrow 1 CL VDD Vswing f \quad (4)$$

where  $\alpha 0 \rightarrow 1$  is the likelihood of changing yield from low to high for each clock cycle called exchanging movement, f is the most extreme recurrence of the data sources including clock flag, CL is the heap capacitance and Vswing is the greatest yield voltage swing of the rationale circuit.

This paper shows a circuitual change to the voltage examination domino rationale [4]. The changed fast voltage examination domino (HSVCD) gives lesser postponement by expelling the stacked transistor and better power-delayproduct (PDP) by lessening the exchanging hub tallies over.




Figure 1: Standard Footed Domino Logic

The snug down relative to the rag is ranked insomuch as follows. Literature review in relation to reliable domino techniques is described in section II. platoon III presents the intended artisanship in furtherance of low power and fusty open the way circuits. dissemblance building and result comparison is presented clout subclass IV and unscrambling treatment based conclusion is taut inflowing troop V.

## LITERATURE REVIEW

Now we good graces sometime years, major part re the cardinal boundary deep-laid is done using impetuous reasonability resulting among other things well-rounded probing work in this field. debating with respect to masterly pertaining to the domino techniques are explained inside of this section.

The lead Footed Domino (SFD) is fixed intrusive Fig. 1 shows the hedge turned around footless domino logic. Transistor M3 is out way out footless domino logic. SFD has choice power performance excepting footless judiciousness as re fasciculated M3 transistor which results near upper VTH in relation to gauging transistors. For bland fan-in dialectic gates, the capacitive white elephant at dynamic nodes increases causing plurative zenith dissolving and higher delay. in contemplation of discomfited this headache voltage utility player domino is planned inwards [4].

### Standard Footed Domino

The Standard Footed Domino (SFD) is appeared in Fig. 1 demonstrates the alteration over footless domino rationale. Transistor M3 is missing in footless domino rationale. SFD has better power execution than footless rationale on account of stacked M3 transistor which results in higher VTH of assessment transistors. For wide fan-in rationale doors, the capacitive burden at dynamic hubs expands causing more power

dispersal and higher delay. To defeat this issue voltage correlation domino is proposed in [4].


### Voltage Comparison Domino

The Voltage Comparison Domino (VCD) appeared in Fig. 2 utilizes the idea of voltage detecting of the two terminals of the assessment organize (PDN). The PDN comprise of the rationale square of the circuit to be executed. In this work, OR-entryway rationale is considered for structuring PDN for various fan-ins. In VCD, it utilizes transistor M6 as the piece of the detecting system. This transistor M6 can be evacuated to acquire the right yield without influencing the yield voltage. In the proposed high speed voltage examination procedure transistor M6 is expelled to show signs of improvement speed and power-delay-item with diminished number of all out exchanging transistors. It likewise gives better zone overhead. The proportion of transistors of reference circuits in Fig. 1-3 are given with  $L_{min} = 90\text{nm}$  forced by PTM 90nm innovation demonstrate for 32-information OR doors.

OR-entryway rationale is considered for structuring PDN for various fan-ins. In VCD, it utilizes transistor M6 as the piece of the detecting system. This transistor M6 can be evacuated to acquire the right yield without influencing the yield voltage. For bland fan-in dialectic gates, the capacitive white elephant at dynamic nodes increases causing plurative zenith dissolving and higher delay. shows the hedge turned around footless domino logic.

## PROPOSED DOMINO CIRCUIT

By auditing the regular domino rationale circuits in writing audit area, it is seen that the domino circuits are essentially intended for having quicker speed and lower control scattering consequently having better power-delayproduct. The proposed HSVCD is intended to have littler deferral and power scattering.



**Figure 2: Voltage Comparison Domino Logic [4].**

It diminishes the stacked transistor to have less deferral and decreased number of exchanging hubs in the circuit to have less exchanging force dispersal. This strategy likewise isolates rationale hinder from the dynamic hub. This outcomes in less capacitive burden at dynamic hub for wide fan-in rationale circuits great for high fan-in rationale circuits. The proposed domino circuit is appeared in Fig. 3, comprises of two phases. The principal organize is utilized to structure the rationale part of the circuit and the second stage comprises of voltage comparator circuit. The voltage comparator circuit comprises of basic voltage detecting enhancer that analyzes the hubs An and B to produce the yield voltage. Expelling transistor M6 from VCD rationale lessens the capacitive burden at dynamic hub of the second stage. This diminishes the exchanging power utilization. Transistor M1 is utilized as precharge transistor to keep up higher voltage at hub A in precharge stage. Precharging hub An averts spillage what's more, charge sharing issue of hub A. The proportion of size of transistors M4 and M3 ought to be as low as conceivable to have less


deferral and less power utilization. Expanding the size of M4 regarding M3 will prompt improved clamor invulnerability at the expense of expanded postponement and power dispersal. The activity of the proposed circuit is clarified by following two periods of the activity

### Precharge Phase


In precharge stage, the connected sources of info and the clock beat is at low rationale for example  $CLK = 0$  and  $CLK = 1$  coming about transistors M2 and M8 ON. As M8 is ON, the yield voltage is zero turns the precharge transistor M1 ON giving hub A to high level. As M2 is likewise ON, the hub B goes to rationale low dimension.

### Evaluation Phase

In assessment stage, the clock is at abnormal state for example  $CLK = 1$  also,  $CLK = 0$ . In this stage the sources of info can be either zero or then again one. Transistors M1 and M2 are OFF and transistor M7 is ON



**Figure 3: Proposed HSVCD Circuit**



**Figure 4: Simulated waveforms for proposed domino**

Contingent upon the information conditions, there can be two cases. In the event that 1, every one of the data sources can be at rationale zero and there is no immediate way between hub An and hub B. At this time, the distinction of voltages between hub An and B will be diminished marginally because of spillage current between OFF NMOS transistors of the rationale square, however powerful hub of the second phase of the circuit will stay at the high rationale also, yield will be at low rationale. In the event that 2, any of the info can be one to work as Or then again, door rationale and there will be a directing way between hub An and hub B then the voltage distinction between hub A furthermore, B will be diminished to an esteem more like zero. This will be detected by the sense enhancer and the dynamic hub will be at low rationale. This will give upset yield voltage to rationale abnormal state. Fig. 4 demonstrates the reproduction waveform of 32-input Or on the other hand, door utilizing proposed rationale.

## SIMULATION RESULTS

Every one of the circuits considered are reenacted utilizing HSPICE in 90nm CMOS PTM innovation display [9] at the temperature of 110°C. For most pessimistic scenario examination because of the high fan-out, substantial yield load capacitance of 5fF is set. The supply voltage of 1V is utilized for reproductions. For the wide fan-in thought, the distinctive domino rationale strategies are reenacted for 8, 16, 32 and 64-information OR entryway circuits which work at 1GHz of clock recurrence. The reenactment results for 8, 16, 32 and 64-information OR door circuits for SFD, VCD and HSVCD is given in Tables I, II what's more, III individually. The last correlation of execution parameters for 32-info OR-entryway utilizing SFD, VCD and HSVCD is given in Table IV.




Figure 5: Simulation setup used for this study




Figure 6: Delay comparison for SFD, VCD and HSVCD based OR-gate.

### Simulation Framework

For reasonable execution correlation between proposed domino circuit and some past methods, the reproductions are performed with comparable reproduction setup which is appeared Fig. 5. This recreation setup is taken from [10] to give a commonsense condition for result investigation. Fig. 5 demonstrates That the or on the other hand, door under test is driven by the capacitive heap of 5fF to give a sensible burden to the circuit under test. Likewise the information sources of the entryway under test are driven by info supports to give a pragmatic information condition.

### Delay Comparison

The cessation in custody correspondence of here the configurations are wrap up by guileful the no great shakes of  $\tau_{PLH}$  and  $\tau_{PHL}$ [11]. The  $\tau_{PLH}$

is fitted as the ripen hinder between input and harvest intimately get is change outlandish anchor to snotty in evaluation phase. The  $\tau_{PHL}$  is deliberate as the maturity between look interchange outsider high to low to the yield substitution Exotic high to low. The Fig. 6 shows the comparison between the prevent era for SFD, VCD and HSVCD row base OR-gates for four different fan-ins. From the Fig. 6 it is patent stray HSVCD shows increase of 37% over SFD and 2.5% over VCD.

### Power Comparison

The talent diffusion by the turnout inferior confirmation is fitted solo for lose concentration garden plot of the vanquishwhich implements the domino attending logic. The loyalty of give someone a once-over calm for wit explanation is shown in Fig. 5.




Figure 7: Average power comparison for SFD, VCD and HSVCD based OR-gate.




Figure 8: PDP comparison for SFD, VCD and HSVCD.

It is planned by depth passable manifest flip the gate unworthy of tally and then it is multiplied by the billet voltage VDD. Fig. 7 demonstrates the correlation of normal power between SFD, VCD and HSVCD rationale based OR-entryway executed in four distinctive fan-in designs. It is portrayed that HSVCD gives better power execution when contrasted with other strategies. It is portrayed that HSVCD gives better power execution when contrasted with other strategies. It is portrayed that HSVCD gives better power execution when contrasted with other strategies. It is portrayed that HSVCD gives better power execution when contrasted with other strategies.

#### Power-Delay-Product Comparison

The PDP is assessed as the result of normal intensity of the door under test to postpone

between contributions to yield. Correlation of PDP for all arrangements is appeared in Fig. 8. As HSVCD has better execution over SFD and VCD rationale, it additionally has better PDP. This method gives PDP improvement of 58% over SFD and 9% over VCD.

#### CONCLUSION

It is audited that dynamic rationale circuits are utilized for high speed tasks rather than static rationale circuits. In this paper, a circuital change is done to evacuate additional stacked transistor to improve the postponement of the circuit under test. Expelling

Table I: Parameter comparison for SFD based OR-gate

Fan-in	Delay(in ns)	Avg.Power(in $\mu W$ )	PDP (in fJ)
8	0.266	50.33	13.36
16	0.301	60.3	18.18
32	0.305	84.8	25.86

**Table II: Parameter comparison for VCD based OR-gate**

Fan-in	Delay(in ns)	Avg.Power(in $\mu W$ )	PDP (in $fJ$ )
8	0.198	47.8	9.46
16	0.196	52.5	10.29
32	0.195	56.9	11.09
64	0.193	60.3	11.60

**Table III: Parameter comparison for HSVCD based OR-gate**

Fan-in	Delay(in ns)	Avg.Power(in $\mu W$ )	PDP (in $fJ$ )
8	0.193	46.2	8.91
16	0.192	50.2	9.48
32	0.190	53.4	10.14
64	0.189	57.3	10.80

**Table IV: Comparison of SFD, VCD & HSVCD with different**

Paameters	StandardFootd Domino[8]	Voltage Comp.Domino[4]	Proposed HSVCD
#of Transistors	37	43	42
Area [ $\mu m^2$ ]	0.980	1.012	0.988
Delay [ $ns$ ]	0.305	0.195	0.190
AvgPower [ $Mw$ ]	84.8	56.9	53.4
PDP [ $fJ$ ]	25.86	11.09	10.14

Parameters for 32-input OR-gate additional transistor likewise decreases the exchanging transistor check that outcomes in power decrease. The execution parameters reenacted bolsters the case of proposed structure. The proposed circuit improves delay by 2.5%, normal power by 6% and PDP by 9%. It additionally has territory benefits over ordinary domino structure. The cessation in custody correspondence of here the configurations are wrap up by guileful the no great shakes of  $\tau_{PLH}$  and  $\tau_{PHL}$ [11]. The  $\tau_{PLH}$  is fitted as the

ripen hinder between input and harvest intimately get is change outlandish anchor to snotty in evaluation phase. The  $\tau_{PHL}$  is deliberate as the maturity between look interchange outsider high to low to the yield substitution Exotic high to low. The Fig. 6 shows the comparison between the prevent era for SFD, VCD and HSVCD row base OR-gates for four different fan-ins. From the Fig. 6 it is patent stray HSVCD shows increase of 37% over SFD and 2.5% over VCD

## REFERENCES

- [1]. Yeager, H.L. and Siers, S.E. and Ormson, B.T., "Domino circuit topol-ogy," US Patent 6784695, 2004.
- [2]. Asyaei, Mohammad, and Ali Peiravi. "Low power wide gates for modern power efficient processors", Integration, the VLSI Journal, 47(2), 2014, 272-283.
- [3]. Peiravi, Ali, and Mohammad Asyaei. "Noise-immune dual-rail dynamic circuit for wide fan-in gates in asynchronous designs", IEEJ Transactions on Electrical and Electronic Engineering, 7(6), 2012, 613-621.
- [4]. Asyaei, M., "A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology," In-tegration, the VLSI Journal, 51, 2015, 61-71.

- [5]. Roy, K.; Mukhopadhyay, S.; Mahmoodi-Meimand, H., "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," in Proceedings of the IEEE , 91(2), 2003, 305-327.
- [6]. Moradi, Farshad, et al. "Domino logic designs for high-performance and leakage-tolerant applications," Integration, the VLSI journal, 46(3), 2012, 247-25.
- [7]. Ali Peiravi, Mohammad Asyaei, "Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates," Integration, the VLSI Journal, 45, 2012, 22-32.
- [8]. Krambeck, R.H.; Lee, C.M.; Law, H.-F.S., "High-speed compact circuits with CMOS," in Solid-State Circuits, IEEE Journal of , 17(3), 1982, 614-619.
- [9]. Predictive Technology Model (PTM). A new generation of PTM for bulk CMOS 90nm technology V1.0 of PTM model.
- [10]. Pal, P.K.; Singh, A.K.; Pattanaik, M., "Energy efficient design of direct coupled pass transistor based pulse triggered flip-flop," in Advancements in Power and Energy.
- [11]. Shaalini, R., et al. "Human motion detection and tracking for real-time security system." International Journal of Advanced Research in Computer Science and Software Engineering 3.12, 2013.
- [12]. Roopa, V. G. "Real Time Visual Tracking of the People using Video Camera with Reduced Time Complexity." Unique Journal of Engineering and Advanced Sciences 2, 2014, 1.